A power-efficient hierarchical network-on-chip topology for stacked 3D ICs | IEEE Conference Publication | IEEE Xplore