A multiple valued logic approach for the synthesis of garbled circuits | IEEE Conference Publication | IEEE Xplore