An accurate novel gate-sizing metric to optimize circuit performance under local intra-die process variations | IEEE Conference Publication | IEEE Xplore