Layout Considerations of Logic Designs Using an N-layer 3D Nanofabric Process Flow | IEEE Conference Publication | IEEE Xplore