High-Level Synthesis design approach for Number-Theoretic Multiplier | IEEE Conference Publication | IEEE Xplore