Modeling and Analysis of SRAM PUF Bias Patterns in 14nm and 7nm FinFET Technology Nodes | IEEE Conference Publication | IEEE Xplore