An Energy-Efficient and Area-Efficient Depthwise Separable Convolution Accelerator with Minimal On-Chip Memory Access | IEEE Conference Publication | IEEE Xplore