Automatic netlist scrambling methodology in ASIC design flow to hinder the reverse engineering | IEEE Conference Publication | IEEE Xplore