Architecture exploration of 3D FPGA to minimize internal layer connection | IEEE Conference Publication | IEEE Xplore