Circuit performance optimization for local intra-die process variations using a gate selection metric | IEEE Conference Publication | IEEE Xplore