Dual-mode double precision / two-parallel single precision floating point multiplier architecture | IEEE Conference Publication | IEEE Xplore