Power-efficient and slew-aware three dimensional gated clock tree synthesis | IEEE Conference Publication | IEEE Xplore