Dynamic clock synchronization scheme between voltage domains in multi-core architecture | IEEE Conference Publication | IEEE Xplore