VLSI-Architecture of Radix-2/4/8 SISO Decoder for Turbo Decoding at Multiple Data-rates | IEEE Conference Publication | IEEE Xplore