A Parallel Hardware Architecture For Quantum Annealing Algorithm Acceleration | IEEE Conference Publication | IEEE Xplore