Exploring Logic Gates Layout to Improve the Accuracy of Circuit Reliability Estimation | IEEE Conference Publication | IEEE Xplore