Optimal Dual-VT Design in Sub-100 Nanometer PDSOI and Double-Gate Technologies | IEEE Conference Publication | IEEE Xplore