High Speed Clock and Data Recovery Circuit with Novel Jitter Reduction Technique | IEEE Conference Publication | IEEE Xplore