Built in Self Test Based Design of Wave-Pipelined Circuits in ASICs | IEEE Conference Publication | IEEE Xplore