Latency, Power and Performance Trade-Offs in Network-on-Chips by Link Microarchitecture Exploration | IEEE Conference Publication | IEEE Xplore