An Alternative approach to Buffer Insertion for Delay and Power Reduction in VLSI Interconnects | IEEE Conference Publication | IEEE Xplore