A 160-GHz receiver-based phase-locked loop in 65 nm CMOS technology | IEEE Conference Publication | IEEE Xplore