Loading [a11y]/accessibility-menu.js
A 61.5dB SNDR pipelined ADC using simple highly-scalable ring amplifiers | IEEE Conference Publication | IEEE Xplore

A 61.5dB SNDR pipelined ADC using simple highly-scalable ring amplifiers


Abstract:

A ring amplifier based pipelined ADC is presented that uses simple cells constructed from small inverters and capacitors to perform amplification. The basic ring amplifie...Show More

Abstract:

A ring amplifier based pipelined ADC is presented that uses simple cells constructed from small inverters and capacitors to perform amplification. The basic ring amplifier structure is characterized and demonstrated to be highly scalable, power efficient, and compression-immune (inherent rail-to-rail output swing). The prototype 10.5-bit ADC, fabricated in 0.18μm CMOS technology, achieves 61.5dB SNDR at a 30MHz sampling rate and consumes 2.6mW, resulting in a FoM of 90fJ/conversion-step.
Date of Conference: 13-15 June 2012
Date Added to IEEE Xplore: 19 July 2012
ISBN Information:

ISSN Information:

Conference Location: Honolulu, HI, USA

References

References is not available for this document.