Isolated Preset Architecture for a 32nm SOI embedded DRAM macro | IEEE Conference Publication | IEEE Xplore