A clock jitter reduction circuit using gated phase blending between self-delayed clock edges | IEEE Conference Publication | IEEE Xplore