A shorted global clock design for multi-GHz 3D stacked chips | IEEE Conference Publication | IEEE Xplore