A 23mW face recognition accelerator in 40nm CMOS with mostly-read 5T memory | IEEE Conference Publication | IEEE Xplore