A low-EMI four-bit four-wire single-ended DRAM interface by using a three-level balanced coding scheme | IEEE Conference Publication | IEEE Xplore