A 4fJ/bit delay-hardened physically unclonable function circuit with selective bit destabilization in 14nm tri-gate CMOS | IEEE Conference Publication | IEEE Xplore