An Inverter-Based Analog Front End for a 56 GB/S PAM4 Wireline Transceiver in 16NMCMOS | IEEE Conference Publication | IEEE Xplore