Hybrid custom instruction and co-processor synthesis methodology for extensible processors | IEEE Conference Publication | IEEE Xplore