Automatic path-delay fault test generation for combined resistive vias, resistive bridges, and capacitive crosstalk delay faults | IEEE Conference Publication | IEEE Xplore