Timing-Constrained Yield-Driven Wiring Reconstruction for Critical Area Minimization | IEEE Conference Publication | IEEE Xplore