Zero Cost Test Point Insertion Technique for Structured ASICs | IEEE Conference Publication | IEEE Xplore