Fault Coverage and Fault Efficiency of Transistor Shorts using Gate-Level Simulation and Test Generation | IEEE Conference Publication | IEEE Xplore