A 1.8GHz Digital PLL in 65nm CMOS | IEEE Conference Publication | IEEE Xplore