A Methodology for Automatic Transistor-Level Sizing of CMOS OpAmps | IEEE Conference Publication | IEEE Xplore