Techniques to Improve the Efficiency of SAT Based Path Delay Test Generation | IEEE Conference Publication | IEEE Xplore