Minimizing Power and Skew in VLSI-SoC Clocking with Pulsed Resonance Driven De-skewing Latches | IEEE Conference Publication | IEEE Xplore