Design and Implementation of High Throughput and Area Efficient Hard Decision Viterbi Decoder in 65nm Technology | IEEE Conference Publication | IEEE Xplore