A 50nW Voltage Monitor Scheme for Minimum Energy Sensor Systems

Anand Savanth^{1,2}, Alex Weddell¹, James Myers², David Flynn^{1,2}, Bashir-Al-Hashimi¹

¹Electronics and Computer Science, University of Southampton, UK

²ARM Ltd., Cambridge, UK

Email: anand.savanth@arm.com

Abstract—Small, low-cost and energy efficient wireless sensor nodes (WSNs) form a vital part of the Internet of Things (IoT). WSNs spend the majority of their time in low-power sleep mode and wake up for short intervals. To ensure minimum energy (MinE) operation of such sensor nodes, fast wide-range voltage scaling is required. As voltage is aggressively scaled between ultra-low retention levels and sub, near or super-threshold active levels, monitoring circuits become essential to guarantee safe operation of the system. This work demonstrates a 50nW voltage monitor fabricated as part of the power management unit (PMU) of a 65nm MinE WSN. Ultra low power operation is achieved by duty-cycling the comparators. Further, dynamic power-bandwidth balancing results in lower quiescent power without loss of response speed. Measured results show $6\mu s$ response time giving a superior power-delay balance compared to prior works. This paper describes the design, implementation and measured results along with system implications of the design choices.

I. INTRODUCTION

Recent works have demonstrated CPU-system designs that can operate at supply voltages below transistor threshold voltages (sub-550mV) [1][2][3][4]. This allows minimum energy (MinE) operation which is ideal for many emerging sensor applications [5][6][7]. Such sensors are severely energy constrained and have low activity rates with relatively lower performance requirements than is offered by current technology nodes at nominal voltages. Many of these applications can also harvest energy from their environment giving theoretically unlimited lifetimes [8][9].

A common objective of MinE CPU-systems is to minimize leakage because WSNs spend the majority of their time in sleep modes. Leakage energy also increases exponentially at low voltages, further degrading total energy. To minimize leakage fine-grained power gating is used with example systems having as many as 14 power domains [4]. Integrated voltage regulators (IVRs) are another common feature of MinE CPU-systems to: 1) obtain the low voltages required for subthreshold operation because battery voltages are 1.2V or higher and 2) reduce latency during sleep and active mode transitions. An 80μ s sleep-active-sleep transition is demonstrated in [4].

Fast wide-range dynamic voltage scaling (DVS) is desirable in WSNs to enable frequent entry into sleep modes and also to maximize sleep time. Enabling the clock to the CPU-system upon wake-up requires careful consideration. An early enable can cause timing violations and is catastrophic, while a de-

layed enable defeats ultra low power (ULP) operation. Voltage monitors are thus required to guarantee safe regulator voltage (V_{REG}) levels before the clock is enabled. The proposed design demonstrates an ULP voltage monitor scheme using: 1) Duty cycled comparators with dynamic hysteresis tuning. 2) Runtime power-bandwidth trade-off to reduce active power. 3) State-aware tuning to provide $6\mu s$ response speed.

The next section describes the system with the voltage monitor highlighting key design metrics. The design and implementation of the proposed voltage monitor scheme is explained in section III. Measured results are presented and compared with prior-art in section IV and conclusions are drawn in section V.

II. SYSTEM DESCRIPTION

The PMU and CPU-system interface can be reliably timed by the PMU clock if the interaction is limited to clock and/or power gating. With dynamic voltage and frequency scaling however, voltage settling and clock-locking introduces additional delays during mode changes. Since WSNs using MinE CPU-systems operate at frequencies not exceeding tens of MHz [10], clock settling is relatively deterministic. Voltage settling can have a greater degree of uncertainty because integrated switched capacitor converters in MinE systems can have higher output impedance compared to linear regulators. Fig. 1a shows the PMU interface with a CPU-system and voltage monitor. Under ideal conditions, (Fig. 1b) the CPUsystem asserts voltage change request (CHV) when a mode change is desired. This is captured by the PMU state-machine and CPU-system clock is disabled (CKEN). The IVR setting is then changed to the requested value while de-asserting the ACK signal. Assuming the system rail voltage settles immediately, CKEN is asserted followed by ACK. The CPUsystem resumes in the requested mode and CHV is de-asserted. No monitoring scheme is necessary.

In practice however, the transition time (T_{CH}) is much longer, being dominated by the voltage settling time (T_{VS}) and the time it takes for the monitor to detect an in-range condition (T_{VMON}). This is illustrated in Fig. 2. It is desirable to minimize T_{VS} and T_{VMON} . T_{VS} is affected by load current which is sensitive to temperature, process and system workloads and IVR design characteristics such as output impedance and on/off-chip decoupling capacitance. The objective of this work is to minimize T_{VMON} .




Fig. 1. Voltage monitoring (a) PMU interface block diagram and (b) ideal mode transition waveforms during dynamic voltage scaling.




Fig. 2. Mode transition waveforms in the presence of non-ideal regulator characteristics

Voltage monitors typically use comparators with factory-trimmed threshold voltages for detecting an unsafe rail voltage condition. Sensing slow rising or non-monotonic rail voltages can cause oscillations as rail voltage approaches threshold voltage. This is overcome by using two comparators with slightly offset threshold voltages [11][12]. This two-level monitoring adds hysteresis to the comparator but allows only for a low-voltage unsafe condition to be monitored. In MinE systems however, it is necessary to independently monitor for over-voltage conditions as excess leakage can adversely affect MinE operation. In the conventional scheme this would require four comparators making monitoring an energy expensive task.

Monitoring may be implemented with either continuous-time comparators [12] or clocked comparators [13]. Continuous-time comparators exhibit fast response speed but at the expense of higher quiescent power and having four comparators (for upper and lower thresholds) in the always-ON PMU domain can be particularly detrimental to MinE WSNs. Clocked comparators have relatively lower quiescent power but suffer from overheads of having to generate a dedicated clock. Leakage based oscillators with thyristor-like gain stages have been used to generate comparator clock to reduce these overheads but at the expense of speed [3] [13]. This slow clock results in increase in T_{VMON} which is undesirable for fast DVS.

III. PROPOSED DESIGN AND IMPLEMENTATION

The proposed scheme uses reference tuning to add hysteresis, allowing both upper and lower limits to be monitored using two comparators. Figure 3 shows the schematic of the proposed voltage monitor. The comparators and threshold voltage generators can be power gated using PGEN signal.




Fig. 3. Proposed voltage monitor scheme

This minimizes static power when the voltage monitor is power gated (system deep-sleep mode). In this mode, the IVR is OFF and hence the monitoring circuit too can be powered down. The upper and lower comparison thresholds (V_{TU} and V_{TL}) can be programmed using TUSEL and TLSEL. The tunable range between V_{TU} and V_{TL} covers the entire DVS range of the MinE CPU-system. The key feature of this work is the bias current selection bits (BUSEL and BLSEL) for both upper and lower comparators (CMPU and CMPL). The bias selection bits are exercised in a manner so as to minimize the quiescent power of the voltage monitor without compromising monitoring speed.

Fig. 4 shows ideal response of the voltage monitor for varying V_{REG} levels. For sake of simplicity V_{REG} is shown to start at a voltage below V_{TL} . The outputs QU and QL are both high and $Q_{INRANGE}$ is de-asserted indicating an out-of-range or




Fig. 4. Conceptual voltage monitor response for varying $V_{\mbox{\scriptsize REG}}$

TABLE I SUMMARY OF COMPARATOR BIAS CONFIGURATIONS

State	CMPU	CMPL	ΔV_{TU}	ΔV_{TL}
1	0	0	-	-
2	0	3	-	$+\Delta V$
3	1	2	$+\Delta V$	$-\Delta V$
4	3	0	$-\Delta V$	-

unsafe condition for enabling CPU clock. In this state (1) both comparators are OFF. As V_{REG} starts rising (state (2)) the first event is triggered when $V_{REG} > V_{TL}$. This event is signalled by CMPL. Thus the PMU can power-down CMPU until this event occurs thus reducing the voltage monitor quiescent power. Once V_{REG} is within the desired limits, state (3), both CMPU and CMPL are turned ON but in a low-bandwidth mode so as to satisfy μ s order detection of an out-of-range condition. When V_{REG} exceeds V_{TU} , state (4), CMPL is powered down as the trigger can be reliably generated by CMPU when V_{REG} drops below V_{TU} . By exploiting current-state awareness in the PMU the proposed scheme helps minimize quiescent power in the voltage monitoring circuit.

Note that state (3)-(2) transition can be fatal to the system while a (3)-(4) transition is less critical. The CPU-system remains functional in state (4) but potentially at a much higher energy cost. Therefore in state (3) CMPU quiescent current is further reduced. The proposed scheme allows three bias current settings to be dialled into the comparators. A BxSEL setting of '3' provides fastest response at highest quiescent power and a setting of '1' provides lowest power operation. Table I summarizes the bias configuration for each state as highlighted in Fig. 4.

Hysteresis may be added depending on the corresponding comparator output as described in [13]. The proposed design relies on TxSEL bits for achieving this. Thus state (2)-(3) transition is at V_{TL} plus a small voltage (ΔV) while a (3)-(2) transition is at V_{TL} - ΔV . Similarly (3)-(4) occurs at $V_{TU}+\Delta V$ and (4)-(3) at $V_{TU}-\Delta V$ thus preventing any oscillations. This is indicated in Table I as ΔV_{TU} and ΔV_{TL} .

A. Comparator

Fig. 5 shows the schematic of the comparator. The tail-current transistor is a thick gate oxide (TGO) device to allow for better V_{BIAS} control of tail-current. The bias selection bits effectively change the mirror ratio between M17 and M6 controlling response speed of the comparator and its quiescent current. A stack of 6 diode-connected regular- V_T transistors (M11-M17) is used for bias generation. Comparators for sensing low voltages use of PMOS input transistors to improve the gain in the input stage [13] which affects quiescent power. The input differential pair (M4, M5) in the proposed design use NMOS transistors and the lack of gain is compensated by using large low- V_T devices. This allows input voltages as low as 0.2V to be sensed reliably. The output of the differential stage drives an inverter with stacked high- V_T devices (M8-M10) which limits short-circuit current and helps reduce power




Fig. 5. Comparator schematic




Fig. 6. Comparator simulation results (a) measurement setup, (b) response speed vs supply voltage and (c) speed vs temperature for different bias settings [12]. M1 and M7 allow the comparator to be power gated with Q forced high.

Fig. 6 shows simulation results for supply voltage of 1.0-1.4V and temperature range of 0 - 100C. Response speed is measured as the average delay (Fig. 6a) for a correct transition on Q for change in V_{REGINT} from V_{T} -100mV to V_{T} +100mV [14]. Fig. 6b shows the comparator response speed against




Fig. 7. Comparator simulation results - sensitivity of response speed to supply voltage and temperature for different bias settings

supply voltage variation (T=25C). Fig. 6c shows the response speed with varying temperature. At sufficiently large tail currents the comparator speed is less affected by temperature. Both speed and quiescent power increase exponentially with bias setting. So speed can be traded with power. Another consequence of reducing power is the increased sensitivity of comparator speed to voltage and temperature. Simulation results (Fig. 7) show a 20,000x increase in sensitivity with temperature and 2,000x increase for voltage. However, since the design relies on using low bias current modes only when comparator response is less critical or is not needed, this increased sensitivity does not affect system active-sleep-active transitions.

B. Threshold Voltage Generator and Divider

Threshold voltage for the comparators is generated using stacked diode-connected transistors [15] as shown in Fig. 8. Both V_{TU} and V_{TL} are obtained from the lower half of the stack to give identical behaviour as temperature varies. For a nominal supply voltage of 1.2V all transistors in the stack operate in sub-threshold regime. PMOS devices are used in source-connected isolated N-wells to avoid body effects and ease layout. Each node in the divider stack is decoupled using 20fF MOS capacitors to provide rejection of high frequency supply ripple. Further, the ON resistance of the multiplexers and a 120fF capacitance on the output node reduces noise on the reference node.




Fig. 8. Schematic of (a) internal threshold voltage generator and (b) voltage divider

TABLE II SIMULATED SPREAD ON V_{COMP} and ΔV

TxSEL		1	2	3	4	5	6
V _{COMP} (mV)	μ σ	54 4	48 4	44 4	42	41	42
ΔV_{TU} (mV)	$\mu \ \sigma$	45 4	79 6	59 5	44 4	36 4	34 3
ΔV_{TL} (mV)	$\mu \ \sigma$	50 5	89 6	68 5	51 5	40 4	33 4

The speed and accuracy of comparison depends on both comparator and the threshold voltage generator. The comparators use large devices, common-centroid matched layout, guard rings and dummy devices with sufficient distance between active devices and the well edges to minimise well-proximity effects. Thus contribution of comparator variation to variation in trip points is relatively small. The threshold voltage generator on the other hand uses devices in isolated wells which are not matched in layout. They are more prone to on-chip variation. Thus accuracy of comparison is largely determined by variations in the threshold voltage generator.

Figure 9 shows the variation of threshold voltages (V_{TU} and V_{TL}) for different tap settings over 1000 monte-carlo runs. The worst case spread for V_{TL} is about 60mV and 64mV for V_{TU} . For both V_{TU} and V_{TL} , the box height shows the spread with center bar indicating the corresponding mean. For the same threshold voltage setting V_{TU} and V_{TL} do not overlapmeaning the circuit will always provide a reliable comparison window (V_{COMP}). This however is a pessimistic result for V_{COMP} because the minimum of V_{TU} and maximum of V_{TL} do not occur simultaneously. The mean values for V_{COMP} and the corresponding hysteresis (ΔV) obtained from simulations is tabulated in Table II.

Note that for V_{REG} greater than $V_{BAT}/2$ (approximate), the comparator sense voltage is divided by 2 using FB2 (Fig. 3). Since the divided version of V_{REG} is obtained at the midpoint of the diode stack (Fig. 8), the ratio remains independent of temperature and V_{REG} .

IV. RESULTS

This section presents measured DC and transient results of the proposed scheme. Fig 10 shows DC results for two




Fig. 9. Spread of V_{TU} and V_{TL} over 1000 monte-carlo simulations.




Fig. 10. Measured DC results showing (a) ΔV_{TL} and (b) ΔV_{TU} for two operating states (3 and 4 in Fig. 4).




Fig. 11. Meaured transient results showing CMPL speed for a bias setting of 2

cases: (a) with V_{REG} increasing up to the desired range before decreasing and (b) with V_{REG} increasing beyond the desired range (over-voltage). Fig. 10a shows a ΔV_{TL} of 220mV. However when V_{REG} exceeds V_{TU} (Fig. 10b) ΔV_{TL} is redundant and is reduced to 5mV. A 120mV ΔV_{TU} prevents QU from oscillating. Note that $Q_{INRANGE}$ is asserted only for $V_{TL} < V_{REG} < V_{TU}$.

Fig 11 shows the transient results with V_{REG} transitioning from V_{TL} -30mV to V_{TL} +30mV. Since this does not exceed V_{TU} , QL determines $Q_{INRANGE}$. Note that the delay in detecting an in-range condition is $6\mu s$ (1.2V, room temperature). Fig. 12 demonstrates the voltage monitor for system transitions between super, near and sub-threshold voltages. V_{REG} transitions from 0.3V retention voltage to 0.4V, 0.6V and 0.8V in 10ms. In each mode the voltage monitor correctly detects an in-range and out-of-range condition (upper and lower limits). Note that FB2 is asserted for 0.4V to bypass the divider. Mode transitions at 0.8V are sub-ms order as dictated by higher CPU

TABLE III
COMPARISON WITH STATE-OF-THE-ART VOLTAGE MONITOR CIRCUITS

	[16]	[13]	[12]	[17]	[18]	This Work
Node (nm)	180	180	180	90	180	65
V _{DD} (V)	1.8	3.6	1.8	1.0	3.6	1.2
Delay (s)	0.1	1.94	0.35	500μ	0.05	6μ
Power (nW)	3600	0.63	650	540	3.6	50
Area (sq.mm)	0.012	0.009	NR	0.088	0.17	0.002
$\Delta V (mV)$	NR	200	66	432	77	Configurable
E _{WAIT} (nJ)	180	1.2	2.5	0.11	0.17	0.3m

NR: Not reported.




Fig. 12. Voltage monitor response for $V_{\mbox{\scriptsize REG}}$ transitioning from retention to super-threshold voltages.

clock frequencies achievable at super-threshold voltages.

The voltage monitor has highest energy consumption (power times duration) in state 3 when CMPU and CMPL have bias settings of 1 and 2 (Table I). The voltage monitor consumes 50nW in this setting at 1.2V as shown in Fig. 13. Variation of quiescent power with supply voltage and temperature is also shown. The proposed design is compared with state-of-the-art in Table III. The energy expended while waiting for a response from the monitor (E_{wait}) is the lowest for the proposed design. The chip plot is shown in Fig. 14. The voltage monitor uses 58μ x 33μ area which is dominated by the two comparators.




Fig. 13. Measured power vs voltage and temperature.




Fig. 14. Chip Plot.




Fig. 15. Power-Delay balance compared with prior works.

V. CONCLUSION

Scaling supply voltage to sub/near threshold level is necessary to achieve minimum energy operation in processors for WSNs. To best exploit potential energy savings, such WSNs need assist circuits, many of which perform analog functions. This paper described the implementation of an ultra low power voltage monitor circuit to assist MinE CPU-systems with fast wide-range voltage scaling. The proposed scheme achieves better balance between response speed and quiescent power as shown in Fig. 15.

The benefits from MinE CPU-systems can easily be overwhelmed by slow or high power voltage monitors. For the CPU-system described in [4], leakage power increases from 100nW by 16x when V_{REG} changes from 0.3V to 0.8V in preparation for active mode. The proposed voltage monitor saves 1.11nJ/wake by reducing the delay to enabling the CPU-system clock by 100x. The voltage monitor thus becomes energy neutral for sensor workloads with more than 50 wakes/second. Duty-cycled comparators and state-aware dynamic power-bandwidth tuning limit the overheads of the proposed monitoring scheme to 1% of the CPU-system active power at MEP voltage.

ACKNOWLEDGMENT

The authors would like to thank Europractice and the mini@sic test silicon fabrication team, as well as research team members Bal Sandhu and Pranay Prabhat for useful discussions and reviews.

REFERENCES

- J. Kwong, Y. Ramadass, N. Verma et al., "A 65nm Sub-Vt Microcontroller with Integrated SRAM and Switched-Capacitor DC-DC Converter," in Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, Feb 2008, pp. 318–616.
- [2] D. Bol, J. De Vos, C. Hocquet et al., "SleepWalker: A 25-MHz 0.4-V Sub-mm² 7µW/MHz Microcontroller in 65-nm LP/GP CMOS for Low-Carbon Wireless Sensor Nodes," Solid-State Circuits, IEEE Journal of, vol. 48, no. 1, pp. 20–32, Jan 2013.
- [3] M. Fojtik, D. Kim, G. Chen et al., "A Millimeter-Scale Energy-Autonomous Sensor System With Stacked Battery and Solar Cells," Solid-State Circuits, IEEE Journal of, vol. 48, no. 3, pp. 801–813, March 2013.
- [4] J. Myers, A. Savanth, R. Gaddh et al., "A Subthreshold ARM Cortex-M0+ Subsystem in 65nm CMOS for WSN Applications with 14 Power Domains, 10T-SRAM, and Integrated Voltage Regulator," IEEE Journal of Solid-State Circuits, vol. 51, no. 1, pp. 31–44, Jan 2016.
- [5] A. Mainwaring, D. Culler, J. Polastre, R. Szewczyk, and J. Anderson, "Wireless Sensor Networks for Habitat Monitoring," in *Proceedings of the 1st ACM International Workshop on Wireless Sensor Networks and Applications*, ser. WSNA '02, 2002, pp. 88–97.
- [6] K. Chintalapudi, E. A. Johnson, and R. Govindan, "Structural Damage Detection Using Wireless Sensor-Actuator Networks," in *Proceedings* of the 2005 IEEE International Symposium on, Mediterrean Conference on Control and Automation Intelligent Control, 2005., June 2005, pp. 322–327.
- [7] E. S. Biagioni and K. W. Bridges, "The Application Of Remote Sensor Technology To Assist The Recovery Of Rare And Endangered Species," *International Journal of High Performance Computing Applications*, vol. 16, p. 2002, 2002.
- [8] S. Roundy, P. K. Wright, and J. Rabaey, "A Study of Low Level Vibrations as a Power Source for Wireless Sensor Nodes," *Computer Communications*, vol. 26, no. 11, pp. 1131 – 1144, 2003, ubiquitous Computing.
- [9] S. Escolara, S. Chessab, and J. Carreteroa, "Energy-neutral networked wireless sensors," Simulation Modelling Practice and Theory, vol. 43, pp. 1 – 15, 2014.
- [10] Y. Pu, X. Zhang, J. Huang et al., "Misleading Energy and Performance Claims in Sub/Near Threshold Digital Systems," in Computer-Aided Design (ICCAD), 2010 IEEE/ACM international Conference on, Nov 2010, pp. 625–631.
- [11] Maxim Integrated. (2008) "Microprocessor Voltage Monitors with Programmable Voltage Detection". Last accessed July 2016. [Online]. Available: https://datasheets.maximintegrated.com/en/ds/MAX8211-MAX8212.pdf
- [12] B. Mishra, C. Botteron, G. Tasselli, C. Robert, and P. A. Farine, "A Sub-μA Power Management Circuit in 0.18um CMOS for Energy Harvesters," in *Design, Automation Test in Europe Conference Exhibition* (DATE), 2013, March 2013, pp. 1197–1202.
- [13] I. Lee, S. Bang, Y. Lee et al., "A 635pW Battery Voltage Supervisory Circuit for Miniature Sensor Nodes," in 2012 Symposium on VLSI Circuits (VLSIC), June 2012, pp. 202–203.
- [14] Maxim Integrated. (2015) "125nA Supervisory Circuits with Capacitor-Adjustable Reset and Watchdog Timeouts". Last accessed July 2016. [Online]. Available: https://datasheets.maximintegrated.com/en/ds/MAX16056-MAX16059.pdf
- [15] J. Lee and S. Cho, "A 1.4-μW 24.9-ppm/°C Current Reference With Process-Insensitive Temperature Compensation in 0.18-μm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 47, no. 10, pp. 2527–2533, Oct 2012.
- [16] H. B. Le, X. D. Do, S. G. Lee, and S. T. Ryu, "A Long Reset-Time Power-On Reset Circuit with Brown-Out Detection Capability," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 58, no. 11, pp. 778–782, Nov 2011.
- [17] J. Guo, W. Shi, K. N. Leung, and C. S. Choy, "Power-On-Reset Circuit with Power-off Auto-Discharging Path for Passive RFID Tag ICs," in 2010 53rd IEEE international Midwest Symposium on Circuits and Systems, Aug 2010, pp. 21–24.
- [18] I. Lee, Y. Lee, D. Sylvester, and D. Blaauw, "Low Power Battery Supervisory Circuit with Adaptive Battery Health Monitor," in 2014 Symposium on VLSI Circuits Digest of Technical Papers, June 2014, pp. 1–2.