TileNET: Scalable Architecture for High-Throughput Ternary Convolution Neural Networks Using FPGAs | IEEE Conference Publication | IEEE Xplore