Test-Time Reduction for Power-Aware 3D-SoC | IEEE Conference Publication | IEEE Xplore