Single-Error Hardened and Multiple-Error Tolerant Guarded Dual Modular Redundancy Technique | IEEE Conference Publication | IEEE Xplore