Area Efficient & High Performance Word Line Segmented Architecture in 7nm FinFET SRAM Compiler | IEEE Conference Publication | IEEE Xplore