Automated Debugger for Optimum Physical Clock Structure Targeting Minimal Latency | IEEE Conference Publication | IEEE Xplore