FEM modeling of gate resistance for 5 nm SGC/DGC Stacked Nanosheet Transistor | IEEE Conference Publication | IEEE Xplore