A 105-525MHz Integer-N Phase-Locked Loop in Indigenous SCL 180nm CMOS | IEEE Conference Publication | IEEE Xplore