Obtaining delay distribution of dynamic logic circuits by error propagation at the electrical level | IEEE Conference Publication | IEEE Xplore