Minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis | IEEE Conference Publication | IEEE Xplore